

(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 283 662 A1

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

(43) Date of publication:

12.02.2003 Bulletin 2003/07

(51) Int Cl.7: **H05K 1/11**, **H05K 3/40**,
H05K 3/46

(21) Application number: **02710365.4**

(86) International application number:
PCT/JP02/00639

(22) Date of filing: **29.01.2002**

(87) International publication number:
WO 02/062116 (08.08.2002 Gazette 2002/32)

(84) Designated Contracting States:

**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**

(30) Priority: **30.01.2001 JP 2001021152**

(71) Applicant: **MATSUSHITA ELECTRIC INDUSTRIAL
CO., LTD.**

Kadoma-shi, Osaka 571-8501 (JP)

(72) Inventors:

- **TAKASE, Yoshihisa**
Higashiosaka-shi, Osaka 578-0972 (JP)
- **NAKAMURA, Tsuneshi**
Hirakata-shi, Osaka 573-0084 (JP)

(74) Representative: **Grünecker, Kinkeldey,
Stockmair & Schwanhäusser Anwaltssozietät
Maximilianstrasse 58
80538 München (DE)**

(54) **IT LAMINATING DOUBLE-SIDE CIRCUIT BOARD AND PRODUCTION METHOD THEREFOR
AND MULTI-LAYER PRINTED CIRCUIT BOARD USING**

(57) The present invention comprises a plurality of laminating double-side circuit boards and a plurality sheets of prepreg for interlayer connection that are placed one on another. Via holes extend from the circuit on one side of each laminating double-side circuit board to the circuit on the other side thereof. Each via hole is filled with electro-conductive material to connect the circuits on both sides of the laminating double-side circuit board. The pad on a laminating double-side circuit board and the pad on another laminating double-side circuit board are laminated via a sheet of prepreg for interlayer connection so that the respective pads are opposed to each other via the through hole filled with electro-conductive material formed through the sheet of prepreg for interlayer connection. Thereby, the respective pads on the laminating double-side wiring circuit boards are electrically connected with one another. Thus, the present invention can provide a multilayer printed wiring board having shorter production time, excellent reliability, and high yield.

FIG. 1A



FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 1G






FIG. 1H



EP 1 283 662 A1

Description

FIELD OF THE INVENTION

[0001] The present invention relates to a laminating double-side circuit board used to manufacture a multilayer printed wiring board having an interstitial via hole (IVH) structure. It also relates to a manufacturing method of the circuit board and a multilayer printed wiring board using the circuit boards.

BACKGROUND OF THE INVENTION

[0002] Commonly, a conventional multilayer printed wiring board is made by alternately placing copper-clad laminates and sheets of prepreg one on another and integrating them. Such a multilayer printed wiring board has circuit patterns having outer layer pads formed therein, on the surfaces of the wiring board, and circuit patterns having inner layer pads formed therein, on the interlayer insulating layers of the wiring board.

[0003] These circuit patterns having these pads formed therein are electrically connected with each other via through holes drilled between each wiring layer in the direction of the thickness of the laminate.

[0004] However, for the above-mentioned multilayer printed wiring board having the through hole structure, areas for forming through holes need to be ensured. This imposes limitation to high-density packaging of electronic components. Thus, this poses problem that such a wiring board cannot sufficiently meet the requirements of microminiaturization of portable electronic equipment, and commercial use of a narrow pitch package and a multi chip module (MCM), for example.

[0005] For this reason, instead of such a multilayer printed wiring board having the through hole structure, a multilayer printed wiring board having an interstitial via hole structure throughout layers (hereinafter simply referred to as "IVH structure") suitable for high-density packaging of electronic circuits has recently been drawing attention.

[0006] This multilayer printed wiring board having the IVH structure is structured so that each interlayer insulating layer constituting the laminate has via holes for electrically connecting circuits having pads formed therein.

[0007] Such a printed wiring board has the features in that the circuit patterns, each having inner layer pads formed therein, or the circuit pattern having inner layer pads and the circuit pattern having outer layer pads are electrically connected with each other by via holes that do not penetrate through the wiring board (buried via hole or blind via hole). Because of this structure, the multilayer printed wiring board having the IVH structure need not have the areas for forming through holes and each wiring layer can be connected by micro-via-holes only. This structure facilitates the miniaturization, higher-density packaging, and high-speed propagation of

signals of electronic equipment.

[0008] Such a multilayer printed wiring board having the IVH structure is manufactured by the process shown in Figs. 3A to 3E, for example.

[0009] As shown in Fig. 3A, used as prepreg 51 is a material made of aramid unwoven cloth impregnated with epoxy resin. First, this prepreg 51 is drilled using carbon dioxide gas laser. Then, this opening 52 is filled with electro-conductive paste 53.

[0010] Next, as shown in Fig. 3B, copper foils 54 are laminated on both sides of prepreg 51 and the laminate is heated and pressed using a hot press. Then, the epoxy resin and electro-conductive paste 53 in prepreg 51 are cured and copper foils 54 on both sides are electrically connected.

[0011] Next, copper foils 54 are patterned by etching to provide a hard double-side printed wiring board having a via hole as shown in Fig. 3C.

[0012] This double-side printed wiring board is used as a core layer. As shown in Fig. 3D, sheets of prepreg having electro-conductive paste filled therein and copper foils are positioned and successively laminated on both sides of the core layer. Then, the laminate is hot-pressed again and the copper foils 54 of the outermost layers are etched to provide a multilayer printed wiring board having a four-layer wiring structure, as shown in Fig. 3E.

[0013] For further multi-layered wiring, repeating the above-mentioned steps can provide a multilayer printed wiring board of six layers or eight layers.

[0014] However, the above-mentioned conventional technique has the following problems.

(1) For multi-layering, the process of lamination by hot-pressing and the process of patterning copper foils by etching need to be repeated many times. This makes the manufacturing process complicated and necessitates a considerable production time.

(2) For printed wiring boards having the IVH structure obtained by such a manufacturing method, patterning failure occurring even in only one part (one step) of the manufacturing process may cause the failure of the entire printed wiring board, i.e. a final product. This drastically reduces the yield thereof.

[0015] The present invention addresses such problems. Therefore, it is an object of the present invention to provide a laminating double-side circuit board that is suitable for production of a high-density multilayer printed wiring board having the IVH structure and capable of providing excellent electrical connection reliability of via holes for connecting wiring layers. It is another object of the present invention to provide a manufacturing method of the circuit board and a multilayer printed wiring board using the circuit boards.

DISCLOSURE OF THE INVENTION

[0016] The present invention comprises laminating double-side circuit boards and sheets of prepreg for interlayer connection placed one on another. Each of the laminating double-side circuit boards has circuits having pads formed therein, on both sides of an insulated substrate. Via holes extend from the circuit on one side to the another circuit on the other side. The via holes are filled with electro-conductive material to connect the circuits on both sides.

[0017] The via hole in the laminating double-side circuit board is formed by any one of the following three means:

- (1) Using UV-YAG laser, the copper foil on one side and the insulated substrate layer are drilled just before the copper foil on the other side while the output and pulse width of the laser are controlled.
- (2) After the copper foil on one side is drilled using YAG laser, the insulated substrate layer is drilled just before the copper foil on the other side, using carbon dioxide gas laser.
- (3) Using carbon dioxide gas laser, the copper foil on one side and the insulated substrate layer are drilled just before the copper foil on the other side while the pulse energy of the laser is controlled.

[0018] Subsequently, a plating-resistant tape is adhered to the surface of one of the metal layers formed on both sides of the insulated substrate that has no holes formed therethrough, except for a power supply portion. Power is supplied via the power supply portion and electrolytic copper plating is performed to form via holes for connection. Then, circuit patterns are formed by etching to provide a laminating double-side circuit board.

[0019] On the other hand, a sheet of prepreg for interlayer connection is made by the steps of: preparing a sheet of an uncured prepreg of aramid unwoven cloth impregnated with epoxy resin; drilling the uncured prepreg, using carbon dioxide gas laser; and filling the opening with electro-conductive material.

[0020] The multilayer printed wiring board of the present invention has the following structure. The pad on a laminating double-side circuit board and the pad on another laminating double-side circuit board are laminated via a sheet of prepreg for interlayer connection so that the respective pads on the laminating double-side circuit boards are opposed to each other via a through hole filled with the electro-conductive material through the prepreg. Thereby, the respective pads on both sides of the laminating double-side wiring circuit boards are electrically connected with one another.

[0021] Thus, the present invention can provide a multilayer printed wiring board that has a reliable laminated board structure, simplified manufacturing process, shorter lead time, and higher yield.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022]

Figs. 1A to 1H are sectional views showing a part of a process of manufacturing a laminating double-side circuit board in accordance with the present invention.

Figs. 2A and 2B are sectional views showing a part of a process of manufacturing a multilayer printed wiring board by laminating double-side circuit boards in accordance with the present invention and sheets of prepreg.

Figs. 3A to 3E are sectional views showing a part of a process of manufacturing a conventional multilayer printed wiring board.

PREFERRED EMBODIMENTS OF THE INVENTION

[0023] Exemplary embodiments of a laminating double-side circuit board and a multilayer printed wiring board of the present invention are demonstrated hereinafter with reference to Figs. 1A to 1H.

[0024] First, as shown in Fig. 1A, metal layers 1a and 1b are adhered to each side of insulated substrate 2 to form double-side copper-clad laminate 3. The insulated substrate is made of an insulating material selected from epoxy resin impregnated glass-cloth substrate, epoxy resin impregnated aramid-unwoven cloth substrate, polyimide resin impregnated glass-cloth substrate, polyimide resin impregnated aramid-unwoven cloth substrate, bismaleimide-triazine resin laminate, and the like.

[0025] Copper foils can be used as metal layers 1a and 1b adhered to both sides of insulated substrate 2. Preferably, copper foils are treated to have roughened surfaces to improve adhesive properties thereof.

[0026] Alternatively, metal layers 1a and 1b can be copper deposit formed on the surfaces of insulated substrate 2 by electroless copper plating followed by electrolytic copper plating.

[0027] Preferably, the thickness of insulated substrate 2 ranges 50 to 100 μ m. With a thickness less than 50 μ m, the substrate is too weak to be handled and mass-produced. With a thickness exceeding 100 μ m, it is difficult to form micro-via-hole-forming openings and such a substrate hardly suits to electronic equipment where lightness and thinness are required.

[0028] As for metal layers 1a and 1b, it is preferable that the thickness of metal layer 1b on the side to be drilled ranges 3 to 18 μ m and the thickness of metal layer 1a on the side not to be drilled ranges 5 to 18 μ m.

[0029] When via-hole-forming openings are formed in the insulated substrate by laser machining, the drilling operation is easier with thinner metal layer 1b on the side to be drilled. However, with a thickness less than 3 μ m, problems in electrical and mechanical properties hinder formation of metal layers suitable for mass-pro-

duction. With a thickness exceeding 18 μ m, formation of fine patterns by etching is difficult. When the thickness of metal layer 1a on the side not to be drilled is less than 5 μ m, the metal layer may be penetrated through.

[0030] Preferably, a double-side copper-clad laminate of glass-cloth-substrate epoxy resin is used as insulated substrate 2 and metal layers 1a and 1b. The double-side copper-clad laminate is obtained by interposing a sheet of B-staged prepreg made of a glass cloth impregnated with epoxy resin between copper foils and hot-pressing these materials.

[0031] Next, as shown in Fig. 1B, laser radiation is performed in a desired position on one side of double-side copper-clad laminate 3 to form via-hole-forming opening 4 that penetrates through metal layer 1b and insulated substrate 2 and extends to the other metal layer 1a.

[0032] There are three methods of drilling via-hole-forming opening 4.

[0033] A first method is irradiating the side of metal layer 1b on insulated substrate 2 with UV-YAG laser, to form via-hole-forming opening 4.

[0034] A second method is irradiating metal layer 1b on insulated substrate 2 with YAG laser to drill a hole, and thereafter irradiating insulated substrate 2 with carbon dioxide gas laser, to form via-hole-forming opening 4.

[0035] A third method is irradiating the side of metal layer 1b on insulated substrate 2 with carbon dioxide gas laser and drilling metal layer 1b and the insulated substrate layer, while controlling the energy of the laser, to form via-hole-forming opening 4.

[0036] In the third method, it is important that the carbon dioxide gas laser pulse energy to metal layer 1b is at least 19mJ and that to insulated substrate 2 is 0.5 to 5mJ. When metal layer 1b is drilled with a laser pulse energy less than 19 mJ, burrs are generated and obtaining smooth drilled surfaces is difficult. As for insulated substrate 2, it is difficult to drill with a laser pulse energy less than 0.5 mJ. With a laser pulse energy exceeding 5 mJ, the drilled surface is rough, the cut surface of the glass cloth has glass-bead-like slug, or metal layer 1a at the bottom of the via hole tends to severely be damaged.

[0037] In addition, it is preferable that the diameter of via-hole-forming opening 4 formed in double-side copper-clad laminate 3 of this embodiment ranges 30 to 250 μ m. With a diameter of the opening less than 30 μ m, the opening is difficult to be filled with electro-conductive material, and moreover, connection reliability decreases. With a diameter of the opening exceeding 250 μ m, it is difficult to fill the opening with electro-conductive material completely.

[0038] In order to ensure connection reliability, it is preferable to subsequently perform desmear treatment, e.g. chemical treatment, oxygen plasma treatment, corona discharge, for removing resin remaining on the inner wall of via-hole-forming opening 4.

[0039] Next, as shown in Fig. 1C, plating-resistant tape 6 is adhered to the surface of metal layer 1a on double-side copper-clad laminate 3 that has no via-hole-forming opening 4 formed therethrough, except for power supply portion 5 for electrolytic plating. This plating-resistant tape 6 is used to inhibit metallic deposit formed on metal layer 1a in electrolytic plating process, which is described later. Such tapes include a polyethylene terephthalate (PET) film having an adhesive layer formed on the surface thereof.

[0040] Subsequently, as shown in Fig. 1D, via post 8 is deposited by electrolytic plating process, using power supply portion for electrolytic plating 5 of metal layer 1a as plating lead 7, and thereby via hole conductor 9 is formed.

[0041] Metals used for electrolytic plating include copper, gold, nickel, and solder. It is preferable to use electrolytic copper plating.

[0042] The electrolytic plating process of this embodiment is performed using metal layer 1a as plating lead 7. Since metal layer 1a is formed over the entire surface of one side of double-side copper-clad laminate 3, the density of the electric field is substantially uniform. This allows the formation of electrolytic metallic deposit of a substantially equal height in each via-hole-forming opening 4. Moreover, since no power is supplied to metal layer 1b on double-side copper-clad laminate 3, metal does not build up on metal layer 1b and the copper foil can keep the original thickness thereof.

[0043] Once filling via-hole-forming opening 4 with metal deposit, the metallic deposit electrically connects to metal layer 1b on double-side copper-clad laminate 3 and thus metallic deposit develops on the surface of metal layer 1b. Because the plated area extends over the entire surface of metal layer 1b, the density of current that has been applied only to via-hole-forming opening 4 drastically decreases, and thus the speed of metallic deposition considerably reduces. As a result, each via post has substantially an equal height.

[0044] Next, as shown in Figs. 1E to 1G, plating-resistant tape 6 adhered to metal layer 1a is delaminated, etching resists 10 are adhered onto metal layers 1a and 1b on double-side copper-clad laminate 3, and metal layers 1a and 1b are etched via masks having predetermined patterns. Thus, circuits 11 are formed.

[0045] In this etching process, first, photosensitive dry film resists are adhered onto respective surfaces of metal layers 1a and 1b or liquid photo resist is applied thereto. Subsequently, the resists are exposed to light and developed according to the predetermined circuit patterns, and thus etching resist patterns are formed. Then, part of metal layers 1a and 1b where no etching resist patterns have formed is etched and circuits 11 are provided.

[0046] Preferably used chemical solutions for etching is at least one kind selected from solutions of ferric chloride, cupric chloride, persulfate, and sulfuric acid-hydrogen peroxide.

[0047] After delamination of etching resists 10, the surfaces of circuits 11 are roughened to form roughened surfaces 12, as shown in Fig. 1H.

[0048] This roughening process is performed to improve the adhesion of the circuit boards to a plurality sheets of prepreg for interlayer connection, which will be described later, and to prevent delamination in multilayering. The roughening methods include soft etching treatment, blackening (oxidation and reduction) treatment, and formation of acicular alloy plating of copper-nickel-phosphorous. After such a roughening process, Sn-layer or the like is formed over roughened surface 12 to prevent oxidation.

[0049] The via hole formed in the laminating double-side circuit board of the present invention can be filled with electro-conductive paste. However, deposit of conductive metal formed by electrolytic plating is preferable to ensure connection reliability, especially when the thickness of insulated substrate 2 is less than 100 μm .

[0050] Described next is a prepreg for interlayer connection of the present invention used to bond a plurality of laminating double-side circuit boards and connect the circuits thereof.

[0051] An uncured resin layer usable for the prepreg is made of at least one kind of heat-resistant organic resin selected from epoxy resins, polyimide resins, composite resins of epoxy resin and thermoplastic resin, composite resins of epoxy resin and silicone resin, and BT resin. When the prepreg is produced by curing a resin to the B stage (semicured state of resin), the above-mentioned resins may be impregnated in at least one substrate selected from aramid unwoven cloth, glass unwoven cloth, glass cloth and the like, and cured to the B stage.

[0052] Thereafter, through holes are drilled using carbon dioxide gas laser and the through holes are filled with electro-conductive material to provide sheets of prepreg 25 and 33 for interlayer connection as shown in Fig. 2A.

[0053] Preferably, the diameter of the via holes for interlayer connection made by filling through holes 26 for interlayer connection drilled through sheets of prepreg 25 and 33 with electro-conductive material 27 ranges 50 to 500 μm . When the diameter of the via holes for interlayer connection is less than 50 μm , ensuring connection reliability is difficult. When the diameter exceeds 500 μm , high-density wiring is difficult.

[0054] It is also preferable that electro-conductive material 27 charged into through holes 26 formed through the sheets of prepreg 25 and 33 for interlayer connection is electro-conductive paste for the following reason. When the multilayer printed wiring board is pressed and heated during lamination, the resin in the prepreg, i.e. a substrate material, shrinks, and thus the electro-conductive paste portion is compressed. As a result, a multilayer printed wiring board having excellent connection reliability can be obtained.

[0055] Moreover, when electro-conductive paste 27 is

formed to protrude from through holes 26 through the sheets of prepreg 25 and 33, further connection reliability can be ensured. In other words, after the PET films are adhered to both sides of the prepreg, the prepreg is drilled using laser, electro-conductive paste is charged into the through hole, and the PET films are delaminated, the electro-conductive paste having the thickness of the PTE film remains in the form of protrusions. By laminating press, copper particles are tightly charged into the through hole. As a result, the reliability is improved.

[0056] It is preferable to use at least one kind of metal particles selected from copper, silver, gold, and nickel or the like, as electro-conductive material in the electro-conductive paste.

[0057] The multilayer printed wiring board of the present invention is structured so that a plurality of laminating double-side circuit boards of the above-mentioned embodiment and a plurality sheets of prepreg for interlayer connection (hereinafter referred to simply as "prepreg") are alternately placed one on another and collectively laminated. The manufacturing method thereof is described using Figs. 2A and 2B.

[0058] First, as shown in Fig. 2A, laminating double-side circuit boards 21, 30, 36, and two sheets of prepreg 25 and 33 are alternately placed one on another in the following manner.

[0059] Laminating double-side circuit board 21 is placed so that surface 24 having pads formed of a copper foil thereon forms an outermost layer of the multilayer printed wiring board. Prepreg 25 is positioned so that pad 23 on the opposite side of the circuit board is opposed to pad 28 on the prepreg, and placed on the circuit board.

[0060] Next, laminating double-side circuit board 30 is positioned and placed so that pad 31 thereon is opposed to pad 29 on prepreg 25. In addition, prepreg 33 is positioned and placed so that pad 34 thereon is opposed to pad 32 on laminating double-side circuit board 30.

[0061] Next, laminating double-side circuit board 36 is placed so that surface 38 having pads formed of a copper foil thereon forms another outermost layer of the multilayer printed wiring board. Prepreg 33 and circuit board 36 are positioned and placed so that pad 37 on the opposite side of the circuit board is opposed to pad 35 on prepreg 33.

[0062] This positioning can be made by inserting guide pins into guide holes for lamination (not shown) provided around each of the laminating circuit boards and the sheets of prepreg or by image processing.

[0063] Laminating press is performed on the laminating double-side circuit boards and the sheets of prepreg laminated in the above-mentioned manner at a temperature of 180 $^{\circ}\text{C}$, using a vacuum hot press. Thus, a multilayer printed wiring board having the IVH structure throughout layers as shown in Fig. 2B can be obtained.

[0064] For each laminating double-side circuit board, the circuits and via holes thereof can be inspected prior

to lamination. This can drastically improve the yields and reliability of connection between each layer.

[0065] Described next is a specific example of a multilayer printed wiring board having the IVH structure of the present invention.

[0066] After blind via holes are drilled from one side of a double-side copper-clad glass-clothepoxy resin substrate, using UV-YAG laser, the insulating-resin substrate is wetted by a solvent and desmear treatment is performed on the blind via holes, using potassium permanganate.

[0067] Next, plating-resistant tape is laminated on the other side having no blind via holes formed there-through, except for the power supply portion, and power is supplied from the power supply portion for electrolytic copper plating. Thus, the blind via holes are filled with copper deposit.

[0068] Subsequently, the copper foils are etched via photosensitive dry film resists. Thereby, wiring patterns are formed and a laminating double-side circuit board is produced.

[0069] Thereafter, using carbon dioxide gas laser, openings are drilled through an uncured prepreg made of aramid unwoven cloth impregnated with epoxy resin, and then the openings are filled with conductive copper paste.

[0070] Three laminating double-side circuit boards and two sheets of prepreg obtained in these manners are alternately placed one on another. The laminate is pressed at a temperature of 180 °C, using a vacuum hot press, to provide a multilayer printed wiring board having the IVH structure throughout layers.

[0071] In the electro-conductive copper paste charged in the prepreg, copper particles are closely bonded and cured by cure and shrinkage of the prepreg caused by the press and heat. This close bonding ensures electrical and mechanical connection between wiring layers.

[0072] For a six-layer wiring board produced in this manner, $L/S = 50 \mu\text{m}/50 \mu\text{m}$, the diameter of each pad is 200 μm , the diameter of each via hole is 100 μm , the thickness of each conductor layer is 12 μm , and the thickness of the insulated substrate is 100 μm .

[0073] As clearly explained from the embodiments described above, the laminating double-side circuit board of the present invention is suitable for production of a multilayer printed wiring board having the IVH structure throughout layers. In other words, circuits are formed on both sides of an insulated substrate, via holes are formed through one side, and the via hole openings are filled with deposit of a conductor. This structure allows connection of the circuits formed on both sides of the insulated substrate with high reliability.

INDUSTRIAL APPLICABILITY

[0074] The diameter of the via holes provided in a laminating double-side circuit board of the present invention

is smaller than that of the via holes provided through a prepreg. This structure ensures connection between each of double-side circuit board layers even when the laminating double-side circuit boards are slightly displaced with one another in positioning process during production of a multilayer printed wiring board.

[0075] In electro-conductive paste charged in the prepreg, copper particles are closely charged by compression caused by cure and shrinkage of the prepreg. This phenomenon can produce a great effect in reliability of connection between wiring layers.

[0076] Moreover, PET films are laminated on both sides of the prepreg, holes are drilled using laser and filled with electro-conductive paste, and the PET films are delaminated. As a result, the electro-conductive paste protrudes from the surfaces by the thickness of the PET film. Therefore, copper particles are further closely charged by laminating press. This process further improves the reliability.

[0077] The multilayer printed wiring board of the present invention is formed so that the via holes under the wiring patterns of the outermost layers are covered with the copper foils. This structure eliminates breakage of wire between the via holes and the pads even when the resin substrate is rapidly expanded or shrunk by thermal shocks or the like. Thus, the wiring board of the present invention has excellent connection reliability.

[0078] Moreover, the laminating double-side circuit board can be inspected in the process of production. Therefore, the yield can drastically be improved and production time of the multilayer printed wiring board can be reduced. In this manner, this invention has large industrial value.

Claims

1. A laminating double-side circuit board comprising:

circuits, each having a pad formed therein, provided on both sides of an insulated substrate; and
a via hole extending from one of said circuits on one of the sides of said insulated substrate to an other of said circuits on an other side of the both sides, said via hole filled with electro-conductive material;

wherein said circuits on the both sides of said insulated substrate are connected by the electro-conductive material.

2. The laminating double-side circuit board as set forth in Claim 1, wherein said circuits having the pads formed therein are formed by etching copper foils on a double-side copper-clad laminate.

3. The laminating double-side circuit board as set forth

in Claim 1, wherein said insulated substrate is made of glass cloth- epoxy resin substrate 50 to 100 μm in thickness and a diameter of said via hole is 30 to 250 μm .

4. A method of manufacturing a laminating double-side circuit board comprising metal layers formed on both sides of an insulated substrate and a via hole extending from one of said metal layers on one of the both sides to an other of said metal layers on an other of the both sides, said method comprising the steps of:

irradiating said circuit board with laser light, to form said via hole;
thereafter, performing desmear treatment on an inner wall of said via hole; and
filling said via hole with electro-conductive material.

5. The method of manufacturing a laminating double-side circuit board as set forth in Claim 4, including the step of:

irradiating one of said metal layers formed on the both sides of said insulated substrate with UV-YAG laser, to form said via hole.

6. The method of manufacturing a laminating double-side circuit board as set forth in Claim 4 comprising the steps of:

irradiating one of said metal layers formed on both sides of said insulated substrate with YAG laser, to drill a hole; and
thereafter, irradiating said insulated substrate with carbon dioxide gas laser, to form said via hole.

7. The method of manufacturing a laminating double-side circuit board as set forth in Claim 4 comprising the step of:

irradiating a copper foil of one of said metal layers formed on the both sides of said insulated substrate and said insulated substrate layer, with carbon dioxide gas laser, while controlling energy of the laser, in order to form said via hole,

wherein the carbon dioxide gas laser pulse energy to the copper foil is at least 19 mJ and that to the insulated substrate layer ranges 0.5 to 5 mJ.

8. The method of manufacturing a laminating double-side circuit board as set forth in Claim 4 comprising the steps of:

performing desmear treatment on an inner wall of said via hole formed by said laser, after said laser radiation step;

thereafter, adhering a resin film to a surface having no via hole formed therethrough, said surface being one of said metal layers formed on the both sides of said insulated substrate; and

filling said via hole with the electro-conductive material, to form a via hole for connection; and thereafter, forming a circuit pattern by etching.

9. The method of manufacturing a laminating double-side circuit board as set forth in Claim 4, wherein the electro-conductive material is made of copper deposit formed by the steps of:

adhering a plating-resistant tape to a surface having no via hole formed therethrough, said surface being one of said metal layers formed on the both sides of said insulated substrate; and

supplying power to said surface for electrolytic copper plating.

10. The method of manufacturing a laminating double-side circuit board as set forth in Claim 4, wherein a metal surface of said circuit having a pad formed therein, provided on said insulated substrate is roughened, and an anti-oxidant layer is formed on the roughened surface.

11. A multilayer printed wiring board comprising a plurality of laminating double-side circuit boards and a plurality sheets of prepreg for interlayer connection alternately placed one on another, said wiring board comprising:

a pad on one of said laminating double-side circuit boards; and
another pad on another one of said laminating double-side circuit boards to be connected via one of said sheets of prepreg for interlayer connection,

wherein the respective pads are opposed via a through hole filled with electro-conductive material formed through the sheet of prepreg, and thereby the respective pads on said plurality of laminating double-side circuit boards are electrically connected with one another, and said multilayer printed wiring board is structured so that said plurality of laminating double-side circuit boards and said plurality sheets of prepreg for interlayer connection are laminated.

12. The multilayer printed wiring board as set forth in Claim 11, wherein both outermost layers of said

multilayer printed wiring board are made of surfaces of said laminating double-side circuit boards having the pads made of metal layers.

13. The multilayer printed wiring board as set forth in Claim 11, wherein each sheet of prepreg for interlayer connection has an uncured resin layer and said through hole, and said through hole is filled with the electro-conductive material. 5
14. The multilayer printed wiring board as set forth in Claim 11, wherein each sheet of prepreg for interlayer connection has an uncured resin layer and at least one of an unwoven cloth and a fiber. 10
15. The multilayer printed wiring board as set forth in Claim 11, wherein said through hole provided through each of sheets of prepreg for interlayer connection has a diameter larger than that of a via hole in each of said laminating double-side circuit boards, and the diameter of said through hole ranges 50 to 500 μm . 15 20
16. The multilayer printed wiring board as set forth in Claim 11, wherein each of said sheets of prepreg for interlayer connection is made by drilling said through hole, using carbon dioxide gas laser, through an uncured prepreg of aramid unwoven cloth impregnated with epoxy resin, and by filling said through hole with the electro-conductive material. 25 30

Amended claims under Art. 19.1 PCT

1. (Amended) A laminating double-side circuit board comprising: 35

circuits, each having a pad formed therein, provided on both sides of an insulated substrate 50 to 100 μm in thickness, wherein a thickness of a metal layer on one of said circuits on one of the both sides not to be drilled ranges 5 to 18 μm ; and 40

a via hole 30 to 250 μm in diameter filled with electro-conductive material extending from an other of said circuits on an other of the both sides of said insulated substrate to said one of said circuits on the one side not to be drilled, 45

wherein said circuits on the both sides of said insulated substrate are connected by the electro-conductive material. 50

2. (Amended) The laminating double-side circuit board as set forth in Claim 1, wherein said insulated substrate is made of glass cloth- epoxy resin substrate. 55

3. (Amended) A method of manufacturing a laminating double-side circuit board comprising metal layers formed on both sides of an insulated substrate and a via hole extending from one of said metal layers on one of said both sides to an other of said metal layers on an other of said both sides, said method comprising the steps of:

irradiating said circuit board with laser light, to form said via hole;
thereafter, performing desmear treatment on an inner wall of said via hole; and
filling said via hole with electro-conductive material.

4. (Amended) The method of manufacturing a laminating double-side circuit board as set forth in Claim 2, including the step of:

irradiating one of said metal layers formed on the both sides of said insulated substrate with UV-YAG laser, to form said via hole.

5. (Amended) The method of manufacturing a laminating double-side circuit board as set forth in Claim 2 comprising the steps of:

irradiating one of said metal layers formed on the both sides of said insulated substrate with YAG laser, to drill a hole; and
thereafter, irradiating said insulated substrate with carbon dioxide gas laser, to form said via hole.

6. (Amended) The method of manufacturing a laminating double-side circuit board as set forth in Claim 2 comprising the step of:

irradiating a copper foil of one of said metal layers formed on the both sides of said insulated substrate and said insulated substrate layer, with carbon dioxide gas laser, while controlling energy of the laser, in order to form said via hole,

wherein the carbon dioxide gas laser pulse energy to the copper foil is at least 19 mJ and that to the insulated substrate layer is 0.5 to 5 mJ.

7. (Amended) The method of manufacturing a laminating double-side circuit board as set forth in Claim 2 comprising the steps of:

performing desmear treatment on an inner wall of said via hole formed by said laser, after said laser radiation step;
thereafter, adhering a resin film to a surface having no via hole formed therethrough, said

surface being one of said metal layers formed on the both sides of said insulated substrate; filling said via hole with the electro-conductive material, to form a via hole for connection; and thereafter, forming a circuit pattern by etching.

8. (Amended) The method of manufacturing a laminating double-side circuit board as set forth in Claim 2, wherein the electro-conductive material is made of copper deposit formed by the steps of:

adhering a plating-resistant tape to a surface having no via hole formed therethrough, said surface being one of said metal layers formed on the both sides of said insulated substrate; and supplying power to said surface for electrolytic copper plating.

9. (Amended) The method of manufacturing a laminating double-side circuit board as set forth in Claim 2, wherein a metal surface of said circuit having a pad formed therein, provided on said insulated substrate is roughened, and an anti-oxidant layer is formed on the roughened surface.

10. (Amended) A multilayer printed wiring board comprising a plurality of laminating double-side circuit boards and a plurality sheets of prepreg for interlayer connection alternately placed one on another, said wiring board comprising:

a pad on one of said laminating double-side circuit boards; and another pad on another one of said laminating double-side circuit boards to be connected via one of said sheets of prepreg for interlayer connection,

wherein the respective pads are opposed via a through hole filled with electro-conductive material formed through the sheet of prepreg for interlayer connection, and thereby the respective pads on said plurality of laminating double-side circuit boards are electrically connected with one another, and said multilayer printed wiring board is structured so that said plurality of laminating double-side circuit boards and said plurality sheets of prepreg for interlayer connection are laminated.

11. (Amended) The multilayer printed wiring board as set forth in Claim 9, wherein both outermost layers of said multilayer printed wiring board are made of surfaces of said laminating double-side circuit boards having the pads made of metal layers.

12. (Amended) The multilayer printed wiring board as set forth in Claim 9, wherein each sheet of pre-

preg for interlayer connection has an uncured resin layer and said through hole, and said through hole is filled with the electro-conductive material.

13. (Amended) The multilayer printed wiring board as set forth in Claim 9, wherein each sheet of prepreg for interlayer connection has an uncured resin layer and at least one of an unwoven cloth and a fiber.

14. (Amended) The multilayer printed wiring board as set forth in Claim 9, wherein said through hole provided through each of said sheets of prepreg for interlayer connection has a diameter larger than that of a via hole in each of said laminating double-side circuit boards, and the diameter of said through hole ranges 50 to 500 μm .

15. (Amended) The multilayer printed wiring board as set forth in Claim 9, wherein each of said sheets of prepreg for interlayer connection is made by drilling said through hole, using carbon dioxide gas laser, through an uncured prepreg of aramid unwoven cloth impregnated with epoxy resin, and by filling said through hole with the electro-conductive material.




FIG. 2A




FIG. 2B




FIG. 3A



FIG. 3B




FIG. 3C




FIG. 3D





FIG. 3E



List of reference marks

1a, 1b	metal layer
2	insulated substrate
3	double-side copper-clad laminate
4	via-hole-forming opening
5	power supply portion for electrolytic plating
6	plating-resistant tape
7	plating lead
8	via post
9	via hole conductor
10	etching resist
11	circuit
12	roughened surface
21, 30, 36	laminating double-side circuit board
22	circuit
23, 24, 28, 29, 31, 32, 34, 35, 37, 38	pad
25, 33	prepreg for interlayer connection
26	through hole
27	electro-conductive material (electro-conductive paste)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP02/00639

A. CLASSIFICATION OF SUBJECT MATTER Int.Cl ⁷ H05K1/11, 3/40, 3/46		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) Int.Cl ⁷ H05K1/11, 3/40, 3/46		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1926-1996 Jitsuyo Shinan Toroku Koho 1996-2002 Kokai Jitsuyo Shinan Koho 1971-2002 Toroku Jitsuyo Shinan Koho 1994-2002		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 2000-188471 A (Ibiden Co., Ltd.), 04 July, 2000 (04.07.00), (Family: none)	1-2, 4-6, 8-9 3, 7, 10
Y	EP 964610 A2 (Mitsubishi Gas Chemical Co., Inc.), 15 December, 1999 (15.12.99), & JP 2000-183535 A & US 6280641 B1	3, 7
Y	JP 2000-269647 A (Ibiden Co., Ltd.), 29 September, 2000 (29.09.00), (Family: none)	10
X	JP 2000-174404 A (Matsushita Electric Industrial Co., Ltd.), 23 June, 2000 (23.06.00), (Family: none)	11-16
A	JP 2000-286549 A (Fujitsu Ltd.), 13 October, 2000 (13.10.00), (Family: none)	1-16
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 09 April, 2002 (09.04.02)		Date of mailing of the international search report 23 April, 2002 (23.04.02)
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer
Facsimile No.		Telephone No.

Form PCT/ISA/210 (second sheet) (July 1998)